NEW LOGIC LSI'S HAVING SOFT HARDWARE CONFIGURATION
具有软硬件配置的新逻辑LSI
基本信息
- 批准号:04402029
- 负责人:
- 金额:$ 9.79万
- 依托单位:
- 依托单位国家:日本
- 项目类别:Grant-in-Aid for General Scientific Research (A)
- 财政年份:1992
- 资助国家:日本
- 起止时间:1992 至 1993
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
Integrated circuits are usually called hardware because their functions cannot be altered once they were built on silicon. The purpose of this research is to develop a new Soft Hardware which can arbitrarily change its function by external control signals. Based on such new circuit concept, we have established the foundations for new architecture computers that can perform very flexible information processing.A high-functionality transistor called Neuron MOSFET(vMOS) which we invented and developed has allowed us to explore such new-concept circuits. Several test circuits were fabricated using double-polysilicon CMOS process and the concepts have been experimentally verified. It has been demonstrated that two-input and three-input soft-hardware logic circuits can change their logic functions such as OR, AND, EXOR, EXNOR, INHIBIT, MAJORITY VOTER etc. in real time according to the external control signals. A real-time data matching circuit having real-time variable window has been also d … More eveloped using only 10 transistors. Such circuit blocks serve as key elements to build intellignet data processing systems.In addition, a hardware search engine has been developed also using vMOS circuitry. The hardware can find out the most similar data in a memory cell array without any software manipulation. In conventional circuits, the search for the most similar requires very time-consuming sequential data-to-data comparisons. In vMOS circuitry, however, search is performed in a fully parallel manner on hardware, thus achieving minimum latency. An intelligent memory technology has been developed also based on vMOS soft-hardware circuitry. We have developed a static memory that quantizes the incoming data into multivalued format, memorizes the data, and classifies them into various formats all at each memory cell level. A dynamic memory that memorizes an analog or multivalued data and performs an association with succeeding input data has been developed. When these memories are merged into the search engine, a new architecture for intelligent information processing systems is going to be established. Less
集成电路通常称为硬件,因为一旦建立在硅上,它们的功能就无法更改。这项研究的目的是开发一种新的软硬件,该硬件可以通过外部控制信号任意更改其功能。基于这样的新电路概念,我们为可以执行非常灵活的信息处理的新建筑计算机建立了基础。我们发明和开发的高功能晶体管称为Neuron MOSFET(VMOS),使我们能够探索此类新概念电路。使用双聚硅CMOS工艺制造了几个测试电路,并且已经对概念进行了实验验证。已经证明,两输入和三输入软件逻辑电路可以根据外部控制信号实时更改其逻辑功能,例如OR或,Exor,Exor,Exnor,抑制,多数选民等。具有实时变量窗口的实时数据匹配电路也已成为D…仅使用10个晶体管进化。此类电路块是构建智能数据处理系统的关键要素。此外,还使用VMOS电路开发了硬件搜索引擎。硬件可以在内存单元格数组中找到最相似的数据,而无需任何软件操纵。在常规电路中,对最相似的搜索需要非常耗时的顺序数据与数据比较。但是,在VMOS电路中,搜索是在硬件上完全平行的,从而达到了最小延迟。还基于VMOS软铁路电路开发了智能内存技术。我们已经开发了一个静态存储器,该内存将传入数据量化为多估格格式,记住数据,并将它们分类为各种格式,这些格式在每个存储单元级别上均已。已经开发了一种模拟或多估数据并执行成功输入数据关联的动态内存。当将这些记忆合并到搜索引擎中时,将建立用于智能信息处理系统的新体系结构。较少的
项目成果
期刊论文数量(48)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
T.Shibata: "Hardware implementation of intelligence on silicon using four-terminal devices" Proc.Int.Conf.Advanced Microelectronic Devices and Processing,Sendai,March 3-5,1994,pp.743-750. 743-750 (1994)
T.Shibata:“使用四端设备在硅上实现智能的硬件”Proc.Int.Conf.Advanced MicroElectronic Devices and Processing,仙台,1994 年 3 月 3-5 日,第 743-750 页。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
T.Shibata: "Real-time reconfigurable logic circuits using neuron MOS transistors" ISSCC Dig.Technical papers,Feb.1993,FA 15.3. 238-239 (1993)
T.Shibata:“使用神经元 MOS 晶体管的实时可重构逻辑电路”ISSCC Dig.技术论文,1993 年 2 月,FA 15.3。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
T.Shibata: "Neuron MOS binary-logic integrated circuits: Part I-- Design fundamentals and soft-hardwaer-logic circuit implementation" IEEE Transactios on Electron Devices. 40. 570-576 (1993)
T.Shibata:“神经元 MOS 二进制逻辑集成电路:第一部分——设计基础和软硬件逻辑电路实现”IEEE Transactios on Electron Devices。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
T.Shibata: "Real-time reconfigurable logic circuits using meuron MOS transistors" ISSCC Digest of Technical Papers. 238-239 (1993)
T.Shibata:“使用 meuron MOS 晶体管的实时可重构逻辑电路”ISSCC 技术论文文摘。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
T.Shibata: "An intelligent transistor Neuron MOSFET: its impact on ULSI logic-circuits implementation" Proc.Third Int.Conf.Solid State and Integrated Circuit Technology,Beijing,China,Oct,1992. 242-245 (1992)
T.Shibata:“智能晶体管神经元 MOSFET:其对 ULSI 逻辑电路实现的影响”Proc.Third Int.Conf.Solid State and Integrated Circuit Technology,北京,中国,1992 年 10 月。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
SHIBATA Tadashi其他文献
SHIBATA Tadashi的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('SHIBATA Tadashi', 18)}}的其他基金
A VLSI Brain System Integrating Massively-Parallel Subconscious Processing With Sequential Conscious Processing in the Mind
一种将大规模并行潜意识处理与大脑中的顺序意识处理相结合的 VLSI 大脑系统
- 批准号:
20246056 - 财政年份:2008
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Scientific Research (A)
A Motion-Analysis VLSI Image Sensor System Extracting the Meaning of Action From Moving Images
运动分析 VLSI 图像传感器系统从运动图像中提取动作的含义
- 批准号:
17206030 - 财政年份:2005
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Scientific Research (A)
A Psychologically-Inspired VLSI Brain Model System Implementing Subconscious Information Processing Based on Analog/Digital Marged Computation
基于模拟/数字边缘计算实现潜意识信息处理的受心理启发的VLSI大脑模型系统
- 批准号:
14205043 - 财政年份:2002
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Scientific Research (A)
An Intelligent Image-Recognition VLSI System Employing Neuron-MOS Feature Extracting Circuitry
采用Neuron-MOS特征提取电路的智能图像识别VLSI系统
- 批准号:
11305024 - 财政年份:1999
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Scientific Research (A)
A NEURON-MOS NEURAL NETWORK FEATURING ON-CHIP SELF-LEARNING CAPABILITY
具有片上自学习功能的 NEURON-MOS 神经网络
- 批准号:
05505003 - 财政年份:1993
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Developmental Scientific Research (A)
A New Functional MOS Transistor Featuring Neuron Functions
一种具有神经元功能的新型功能 MOS 晶体管
- 批准号:
02402032 - 财政年份:1990
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for General Scientific Research (A)
RF-DC Coupled Mode Bias Sputtering System
RF-DC耦合模式偏压溅射系统
- 批准号:
62850050 - 财政年份:1987
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Developmental Scientific Research
相似海外基金
Intelligent Image Processor based on neuron-MOS image sensor merged architecture
基于神经元-MOS图像传感器融合架构的智能图像处理器
- 批准号:
06402038 - 财政年份:1994
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for General Scientific Research (A)
A NEURON-MOS NEURAL NETWORK FEATURING ON-CHIP SELF-LEARNING CAPABILITY
具有片上自学习功能的 NEURON-MOS 神经网络
- 批准号:
05505003 - 财政年份:1993
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for Developmental Scientific Research (A)
A New Functional MOS Transistor Featuring Neuron Functions
一种具有神经元功能的新型功能 MOS 晶体管
- 批准号:
02402032 - 财政年份:1990
- 资助金额:
$ 9.79万 - 项目类别:
Grant-in-Aid for General Scientific Research (A)