CCF:SHF:Medium: Automated End-to-End Synthesis for Programmable Analog & Mixed-Signal Systems
CCF:SHF:Medium:可编程模拟的自动端到端综合
基本信息
- 批准号:2212179
- 负责人:
- 金额:$ 120万
- 依托单位:
- 依托单位国家:美国
- 项目类别:Continuing Grant
- 财政年份:2022
- 资助国家:美国
- 起止时间:2022-07-01 至 2026-06-30
- 项目状态:未结题
- 来源:
- 关键词:
项目摘要
Automated digital-design tools have enabled a wide range of digital innovations, and automating mixed-signal and analog design tools have the potential for an equally wide range of electronic innovations. Today’s analog system design processes are impeding the development of new integrated circuits (ICs) processing due to the required manual effort. The emerging demand for low-power high-efficiency analog and mixed-signal-computing (e.g. machine learning) further is only increasing the bottlenecks imposed by the state of the art in analog system design. The success of this project would drastically decrease the design time, design cost, and design uncertainty of large-scale analog and mixed-signal ICs. These innovations will require educational innovation at multiple levels and could enable future commercial opportunities built around these tools. This project proposes a design-automation framework that enables end-to-end synthesis from the high-level description down to targeted configurable devices or custom silicon IC layouts. It lays a solid technology-independent foundation to abstract and automate analog design. This tool capability enables a new vision for analog and mixed-signal computing, similar to that has already seen in digital design spaces. This effort creases the first analog/mixed-signal high-level synthesis, i.e., from behavioral-level description such as Python, as well as text-based analog/mixed-signal mid-level synthesis. The co-design of mixed analog/digital architectures enables real-time to near-zero latency computing for ultra-low-energy applications, while expanding the architectural design space for analog circuits.This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.
自动化的数字设计工具已实现了广泛的数字创新,自动化的混合信号和模拟设计工具具有相同范围的电子创新的潜力。由于所需的手动工作,当今的模拟系统设计过程正在阻碍新的集成电路(ICS)处理的开发。对低功率高效率类似物和混合信号计算(例如机器学习)的新兴需求仅在于增加模拟系统设计中艺术状态所施加的瓶颈。该项目的成功将大大降低大型模拟和混合信号IC的设计时间,设计成本和设计不确定性。这些创新将需要多个层面的教育创新,并可以围绕这些工具建立未来的商业机会。该项目提出了一个设计自动化框架,该框架可以从高级描述到目标可配置的设备或自定义硅IC布局,从而实现端到端的综合。它为抽象和自动化的模拟设计奠定了稳固的与技术无关的基础。该工具能力可以实现模拟和混合信号计算的新愿景,类似于数字设计空间中已经看到的计算。这项工作创建了第一个模拟/混合信号高级合成,即从诸如Python之类的行为级别描述以及基于文本的模拟/混合信号中级合成。混合模拟/数字体系结构的共同设计使实时可实时进行超低能量应用的接近零延迟计算,同时扩展了用于模拟电路的建筑设计空间。该奖项反映了NSF的法定任务,并通过使用该基金会的智力功能和广泛的影响来评估NSF的法定任务。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)

暂无数据
数据更新时间:2024-06-01
Jennifer Hasler的其他基金
FuSe-TG: Physical Computing Co-Design using Three-terminal Devices
FuSe-TG:使用三端设备的物理计算协同设计
- 批准号:22353162235316
- 财政年份:2023
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
Workshop on Analog Computing Opportunities
模拟计算机会研讨会
- 批准号:19441991944199
- 财政年份:2020
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
I-Corps: Mavric: Commercialization of Analog-Digital Configurable ICs
I-Corps:Mavric:模拟数字可配置 IC 的商业化
- 批准号:13390411339041
- 财政年份:2013
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
Collaborative Research: BRAM: Balanced RAnk Modulation for data storage in next generation flash memories
合作研究:BRAM:下一代闪存数据存储的平衡 RANk 调制
- 批准号:08016580801658
- 财政年份:2008
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
CAREER: Analog VLSI Integrated Circuits for Real-Time Neural Control
职业:用于实时神经控制的模拟 VLSI 集成电路
- 批准号:00939150093915
- 财政年份:2001
- 资助金额:$ 120万$ 120万
- 项目类别:Continuing GrantContinuing Grant
ITR: High Density Analog Computing Arrays
ITR:高密度模拟计算阵列
- 批准号:00831720083172
- 财政年份:2000
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
相似国自然基金
衔接蛋白SHF负向调控胶质母细胞瘤中EGFR/EGFRvIII再循环和稳定性的功能及机制研究
- 批准号:82302939
- 批准年份:2023
- 资助金额:30 万元
- 项目类别:青年科学基金项目
EGFR/GRβ/Shf调控环路在胶质瘤中的作用机制研究
- 批准号:81572468
- 批准年份:2015
- 资助金额:60.0 万元
- 项目类别:面上项目
相似海外基金
CCF: Medium: Collaborative Research: SHF: Cascode: Supporting and Leveraging Voltage Stacking in Future Microprocessors
CCF:中:协作研究:SHF:共源共栅:支持和利用未来微处理器中的电压堆叠
- 批准号:15142841514284
- 财政年份:2015
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
CCF: Medium: Collaborative Research: SHF: Cascode: Supporting and Leveraging Voltage Stacking in Future Microprocessors
CCF:中:协作研究:SHF:共源共栅:支持和利用未来微处理器中的电压堆叠
- 批准号:15144331514433
- 财政年份:2015
- 资助金额:$ 120万$ 120万
- 项目类别:Standard GrantStandard Grant
CCF: SHF: Medium: Collaborative Research: A Static and Dynamic Verification Framework for Parallel Programming
CCF:SHF:媒介:协作研究:并行编程的静态和动态验证框架
- 批准号:13025241302524
- 财政年份:2013
- 资助金额:$ 120万$ 120万
- 项目类别:Continuing GrantContinuing Grant
CCF: SHF: Medium: Collaborative Research: A Static and Dynamic Verification Framework for Parallel Programming
CCF:SHF:媒介:协作研究:并行编程的静态和动态验证框架
- 批准号:13024491302449
- 财政年份:2013
- 资助金额:$ 120万$ 120万
- 项目类别:Continuing GrantContinuing Grant
CCF: SHF: Medium: Collaborative: A Static and Dynamic Verification Framework for Parallel Programming
CCF:SHF:媒介:协作:并行编程的静态和动态验证框架
- 批准号:13025701302570
- 财政年份:2013
- 资助金额:$ 120万$ 120万
- 项目类别:Continuing GrantContinuing Grant